The development of Hybrid CMOS Detectors (HCDs) for X-Ray telescope focal planes will place them in contention with CCDs on future satellite missions due to their faster frame rates, flexible readout scenarios, lower power consumption, and inherent radiation hardness. CCDs have been used with great success on the current generation of X-Ray telescopes (e.g. Chandra, XMM, Suzaku, and Swift). However their bucket-brigade readout architecture, which transfers charge across the chip with discrete component readout electronics, results in clockrate limited readout speeds that cause pileup (saturation) of bright sources and an inherent susceptibility to radiation induced displacement damage that limits mission lifetime. In contrast, HCDs read pixels with low power, on-chip multiplexer electronics in a random access fashion. Faster frame rates achieved with multi-output readout design will allow the next generation's larger effective area telescopes to observe bright sources free of pileup. Radiation damaged lattice sites effect a single pixel instead of an entire row. Random access, multi-output readout will allow for novel readout modes such as simultaneous bright-source-fast/whole-chip-slow readout. In order for HCDs to be useful as X-Ray detectors, they must show noise and energy resolution performance similar to CCDs while retaining advantages inherent to HCDs. We will report on readnoise, conversion gain, and energy resolution measurements of an X-Ray enhanced Teledyne HAWAII-1RG (H1RG) HCD and describe techniques of H1RG data reduction.
INTRODUCTION
CCDs are operating as X-ray imaging spectrographs at the focal planes of nearly all major imaging X-ray telescopes currently in orbit. The technology is in a high state of maturity and it performs very well in terms of readnoise and non-dispersive energy resolution. However, future focusing X-ray observatories such as the International X-ray Observatory (IXO), Xenia, and Gen-X will look very different from this generation's workhorse observatories. Future missions plan to use > 10× larger effective areas to accomplish their science goals and, given similar plate scales, this corresponds to an order of magnitude increase in flux density at the focal plane. CCDs would not perform well at the focal planes of such telescopes due primarily to saturation (pileup). In collaboration with Teledyne Imaging Sensors, we are developing novel X-ray Hybrid CMOS designed to satisfy the hardware requirements of next generation X-ray observatories.
The advantages of hybrid CMOS over CCD technology are due to the HCD's flexible readout architecture; that is, their ability to address and non-destructively read single pixels via the read out integrated circuit (ROIC) instead of transferring charge across the entire chip raster-style as with CCDs. The generation of HCDs currently being tested have 16 outputs, meaning 16 pixels can be addressed at a given instant. Multiple outputs, combined with the ability to directly address any pixel, decreases pileup by allowing small windowed regions around bright sources to read out at a fast frame rate, while the remaining pixels are read out at a slow frame rate. The advantage comes from achieving high frame rates on bright sources without increasing the pixel rate and subsequently increasing readnoise. An additional advantage to reading out the array with the ROIC is that CMOS process technology is inherently low power compared to CCD readout, an important consideration on space missions.
The design differences between CCDs and HCDs also give the hybrid CMOS chip inherent radiation hardness advantages over CCDs. Proton and alpha particle radiation will damage a detector when particles enter the substrate and displace silicon nuclei. This disruption of the otherwise periodic crystal lattice locally alters the band gap structure, potentially creating unwanted potential wells or "traps" within the bulk lattice. Charge carriers passing through a trap will be held in the trap. In a CCD, the charge in pixels upstream of a damaged pixel is forced to pass through the trap. This degrades the efficiency with which charge is moved from pixel to pixel (charge transfer efficiency (CTE)) in the entire column, smearing charge opposite the read direction. In an HCD, however, charge only travels through the ∼ 100 µm thickness of the absorber layer as opposed to the ∼ 2 cm across it. Proton displacement damage will affect a single pixel as opposed to the majority of a column, making HCDs significantly more radiation hard than CCDs.
Finally, HCDs are also inherently more resistant to micrometeoroid damage than CCDs. The gate and line structures of a front illuminated (FI) CCD or CMOS sensor are relatively close to the substrate surface and therefore vulnerable to micrometeoroid impact. With the critical electronics located below the absorber layer, in the mux, an HCD will be more resistant to impact damage. As with radiation hardness, micrometeoroid damage will likely be contained to a small number of pixels in HCDs, similar to the damage observed on XMM-Newton's back-illuminated pn-CCD.
1 This is in contrast to the catastrophic damage observed on Suzaku's XIS2 front illuminated CCD in November 2006, which is thought to have been the result of micrometeoroid impact.
HYBRID CMOS DETECTORS
Hybrid CMOS detectors are radically different from their CCD counterparts. Both technologies use biased silicon semiconductor as a medium for X-ray photon absorption, photo-charge generation, and charge collection. The term hybrid in hybrid CMOS detector refers to the fact that each detector is composed of two substrates that are individually optimized for their purpose and then bonded together. In the HyViSI H1RG, the absorber substrate is a silicon PIN photo-diode array; its only purpose is to absorb X-rays and convert their energy into electron-hole pairs. The bottom layer, covered by the absorber layer and therefore not illuminated, is a silicon substrate upon which the readout integrated circuit (ROIC) logic is built for each pixel. The layer is referred to as the multiplexer, or mux, because the electronics enable digitally choosing an input source (a single pixel) and routing that signal to a detector output trace. The multiplexer is what makes CMOS detectors unique because each pixel can be addressed individually, routed to one of multiple outputs, and non-destructively read or reset.
Hybrid CMOS technology has been well established by Teledyne for use in the infrared/optical, 2 with a 2048×2048 HgCdTe version of the H2RG planned to fly on the James Webb Space Telescope. Accordingly, the detector was named H1RG for HgCdTe Astronomy Wide Area Infrared Imager 1024×1024 with Reference pixels and Guide mode, referencing the chip's IR/optical origins. This detector development project, which is a collaboration between Penn State University and Teledyne Imaging Sensors, is taking advantage of the large amount of work that went into developing flight quality detector and readout hardware for JWST and adapting it for X-ray use.
PSU TEST STAND
This paper will report results from characterizing H1RG-125, an 18 µm pixel pitch detector with a 500Å aluminum optical blocking filter deposited on half of the frontside surface. This detector was manufactured in 2006. Our initial work concentrated on testing the new HyViSI H1RG chips with discrete component readout hardware, establishing readnoise and energy resolution measurements. However, the most recent work, which is reported here, concentrates on testing the H1RG using a SIDECAR TM controller. The SIDECAR TM connects to the H1RG package through a 92 line flex cable and supplies clocks and biases, and performs chip programming, signal amplification, analog to digital conversion, and data buffering. Both the H1RG-125 and the SIDECAR TM are mounted inside a light-tight vacuum chamber, with the detector fastened to a coldfinger typically held at 150K and the SIDECAR TM mounted to the room temperature chamber wall. A shuttered 55 Fe source is positioned in front of the detector.
THE DATASET & TEST OPTIMIZATION
In this characterization report, we analyze a dataset consisting of 97 psuedo correlated double sample (CDS) images with the array exposed to an 55 Fe source. In a typical CCD, the CDS is an amplifier baseline voltage subtraction performed in hardware during the readout of each pixel. H1RG-125 does not contain on-chip CDS, so we perform a similar function in software that we call pseudo CDS. The pseudo CDS consists of two frames, one where the array is reset, immediately read, and written to file row by row, and a second where the array is simply read and written to file. In software, the first frame is subtracted from the second to produce the pseudo CDS frame.
Each CDS image contains approximately 3600 events and the entire dataset contains 352950 events. The data was acquired in 100 kHz unbuffered, two output mode, meaning that two, 512 pixel wide columns are each read out simultaneously at the rate of 100 pixels per second. The preamp gain was optimized at 18.06 dB = 8× to take full advantage of the ADC's dynamic range. To match Teledyne's test conditions, the detector was maintained nominal at T = 150K. In an effort to reduce charge spreading, the substrate bias voltage was set to V sub = 18V. Given the 100 kHz pixel rate, 1024×1024 array size, and 2 channel output, the resulting integration time is 5.24 seconds.
FET LEAKAGE CURRENT
An issue that was encountered while first attempting to use the SIDECAR TM to read out the H1RG was the observation of a severe vertical gradient in each output channel of the image that did not subtract out during CDS subtraction. This was discovered to be due to leakage current in the SIDECAR TM 's preamp FET's reference voltage. To solve the problem we worked with Teledyne to create a custom readout scheme where the FET is reset at the end of each row. Teledyne engineers informed us that this leakage current follows the same temperature dependence of the Shockley diode equation, where I L ∝ e (1/T ) , and is only significant when the SIDECAR TM is run at room temperature. Teledyne predicts that the leakage current would be negligible if the SIDECAR TM were to be cooled, however this test has yet to be performed.
ROW NOISE CORRECTION
Following the pseudo CDS subtraction, we are still left with horizontal artifacts, or "row noise", in the images. We first attempted to remove the row noise by making use of the H1RG's reference pixels, a four pixel wide border of mux pixels surrounding the chip which are connected to ordinary capacitors rather than a PIN photodiode on the substrate array. The reference pixels are designed to enable the removal of constant amplifier offset. However, the row noise that we observed had nonlinear structure, requiring more effort than subtracting a single number off of each row. Therefore, subtracting off reference pixel values did not work well. To solve the problem we subtract the result of a 15 pixel moving median filter off of each row, treating each detector output channel individually. This technique was successful, producing images free of horizontal artifacts. Figure 1 shows an image before and after median filter subtraction.
INTERPIXEL CAPACITANCE
Interpixel Capacitance (IPC) is a physical effect in HyViSI HxRG detectors that gives rise to image artifacts.
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The effect is caused by unintended, parasitic capacitances between adjacent pixels inside the frontside detector substrate. Figure 2 illustrates a simplified circuit diagram that shows both the capacitance between each pixel and its readout node, C 0 , and the IPC, C c . The resulting cross shaped spreading of the detector point spread function (PSF) can be seen in the small sub-array from an X-ray data image shown in Figure 3 .
X-rays are convenient for characterizing the IPC because very often they will deposit charge in one or two pixels, effectively acting as an impulse function. To characterize the PSF we look only at X-ray events where the eight pixels surrounding the brightest, center pixel have a standard deviation less than or equal to the 1σ noise floor of the image. The intent of the analysis is to pick out the most symmetrical events that originally contained all of their charge in one pixel before IPC took effect. The resulting PSF is shown in Table 1 . The IPC of HyViSI H1RG detectors has been characterized by Finger et al., 3 though their method is different and involves producing an inverse IPC pattern by continually resetting a 1 pixel window region in an array under 3 There is an expected capacitance between the pixel and readout node, C0, and also a parasitic capacitance between adjacent pixels, Cc. This IPC causes integrated charge to spread between neighboring pixels. Table 1 . The 3×3 IPC PSF obtained by averaging symmetrical events in our dataset (left) and the IPC PSF of a different HiViSi H1RG using a 1x1 pixel window reset method 3 (right).
uniform illumination. Their result, truncated into a normalized 3×3 region to match this work, is shown in Table  1 .
GRADING
As we have shown, when an X-ray interacts with an HCD, the signal is spread over multiple pixels. Grading is the process of identifying regions of the array where single X-rays have generated photocharge in the substrate and recording properties of the event. We are particularly interested in which pixels surrounding the interaction site contain signal, and also the morphology of that pixel arrangement.
Our first step in event grading is to identify events. We require that a pixel satisfy a primary threshold value that is set ≈ 4σ above the noise floor and also be a local maximum, greater than its 8 surrounding pixels, in order to be considered an event. Next, we identify which of the 8 pixels in the surrounding 3×3 region contain significant signal by requiring that they satisfy a 3σ secondary event threshold in order to be counted in the event sum. Setting the secondary threshold as high as possible allows fewer surrounding pixels to be counted towards the sum and minimizes the readnoise to enter the event. However, setting the secondary threshold too high causes signal to be excluded from the event sum. These parameters must be tuned.
In CCD X-ray instruments, events are also assigned a number according to their morphology. This grade number indicates which pixels in the event satisfy the secondary threshold and are used to separate good events from bad detections. However, due to the ≈ 40% charge spreading effect of IPC in our HCD, the direct application of morphology grades has not proved useful in analysis. Instead, to quantify event morphology, we calculate Figure 4 . The percent split is calculated by dividing the value of the second brightest pixel in an event by the value of the brightest. This quantity provides a simple measure of how much spreading the event exhibits. Plotting a histogram of the percent split values for every event in the dataset shows that a greater relative fraction of events have a percent split of ∼ 0.2. We believe that these were single pixel events prior to IPC.
the fraction of the primary event pixel contained in the second brightest pixel; simply the value of the second brightest pixel in an event divided by the value of the brightest pixel. We call this quantity the "percent split".
To visualize what the percent split of all events looks like, we plot a histogram of the parameter in Figure  4 . The strong low percent split peak visible in the histogram indicates that a larger than average fraction of events exhibit a percent split between 0.1 and 0.2. Compared to other events in the dataset, these low percent split events have a larger fraction of their signal contained within the center pixel. This leads us to believe that these were single pixel events prior to IPC, and will therefore be the best events to use in energy resolution characterization.
SYSTEM GAIN
The gain of the entire X-ray detector system is the number, in units of digital number (DN) per electron volt (eV), that represents the complete conversion of incident photon energy into a digital number. The total system gain can be broken down into several factors:
In silicon, on average, one electron is promoted from the valence to conduction band for every 3.65 eV of energy in the absorbed X-ray. When the charge in a pixel is read, the capacitance of the output node determines the voltage signal produced by a given amount of charge in the pixel. Finally this voltage is amplified and converted into a digital number at an ADC. We measure the total system gain by producing graded event spectra and observing the DN value of the 55 Mn 5.9 K α keV, 1613.69 e − X-ray line. Grading is a non-trivial process with significant freedom for parameter tweaking. To achieve an accurate value for the system gain, we want to ensure that all charge in the pixel region surrounding each event is included in the final spectra. If some amount of charge were to be lost, then the assumption that every K α photon contains 1613.69 e − would not be valid. We accomplish this by using a low, 3 sigma secondary event threshold, and producing an energy spectrum ( Figure 5 ) consisting almost exclusively of events where all 9 pixels in the 3×3 island are included in the event sum. This is confirmed by the histogram in Figure 6 , which shows that the largest fraction of all events in the dataset contain 8 pixels that satisfy the given secondary threshold. The 5.9 keV peak of the 3σ secondary threshold energy spectra is located at 2576 DN, making the system gain of 0.626 e − /DN. Varying the secondary event threshold during event grading will impact the energy spectra. Here, a low 3σ event threshold was used during event grading, resulting in the inclusion of nearly all event island pixels into the event sum. This increases the line width due to the addition of more readnoise into the sum. Figure 6 . Every X-ray that interacts with our detector spreads charge over multiple pixels. When we want to calculate the system gain, we set the secondary event threshold low (3σ) to ensure that we catch most of the charge in each event. This histogram shows the fraction of events in the dataset where some number of pixels satisfied the secondary event threshold. With a conservatively set secondary threshold, most of the pixels in each event island are included in the sum.
NOISE
We have measured the CDS noise in each frame of our dataset of X-ray images by measuring the FWHM of the noise peak in a histogram computed from image pixel values. This quantity is not skewed by bright pixels containing X-ray charge and provides a measurement of the noise as data are being taken. Assuming that the noise is normally distributed allows us to calculate the noise RMS from the pixel histogram FWHM. Using the previously calculated system gain of 0.626 e − /DN we calculate the CDS noise to be 7.48 e − RMS. With no row noise correction we calculate a CDS noise of 27.86 e − RMS. In detector test reports, Teledyne calculates this detector's mean CDS noise at 150K to be 12.2 e − RMS. Differing array readout, offset correction (such as the row noise correction), noise calculation, or conversion gain may account for the difference.
ENERGY RESOLUTION
Among the most useful features of X-ray HCDs is that they are imaging spectrographs; they have the ability to do simultaneous imaging and non-dispersive spectroscopy since the energy and location of every X-ray event is recorded by the detector. The ability of a detector to measure the energy of an incident photon is described by its energy resolution: R = ∆E/E. The fundamental limit of energy resolution is set by Fano 45 noise and a detector that performs at this level is said to be Fano limited. The noise originates in the uncertainty in the number of electrons generated when an X-ray interacts with a silicon detector. The variance is:
where F is the Fano factor (0.113 for Si), E is the X-ray energy, and ω is the average electron-hole pair generation energy (3.65 eV for Si). Inserting numbers, Fano limited performance at 5.898 keV is 0.116 keV, corresponding to an energy resolution of 2%. Due to the complicated details of solid state physics that they contain, both F and ω are always measured empirically.
In our system energy resolution is dependent on particular parameters used in data reduction. The choice of primary and secondary event thresholds and event morphology strongly effect the energy resolution. Using events with a split percent between 0 and 0.2, and specifying a very large 9σ secondary event threshold, we obtain the spectrum in Figure 7 , which has ∆E/E = 4.2%. Specifying such a high event threshold is simply a roundabout method for choosing a particular shape for summing pixels in the events. 95% of the events were cross shaped after specifying such a high threshold. Such filtering produces a well resolved spectrum because we require that the events be single or nearly single pixel events before IPC and then effectively choose to sum only the top, bottom, left, right and center pixels. The method is minimizing the number of pixel reads required to get an accurate measurement of event energy.
SUBSTRATE BIAS VOLTAGE
The bias voltage, V sub , across the substrate performs the critical functions of maintaining depletion in the bulk intrinsic silicon and pushing photo-charge clouds into the pixel potential wells. The higher that V sub is set, the faster a charge cloud will be accelerated into the pixel potential wells. A faster moving charge cloud has less time for diffusion, which therefore reduces the amount of charge spreading due to charge cloud diffusion. Teledyne 6 has reported this relationship in H1RGs (Figure 8) . While not being able to verify this result completely, we performed an experiment that confirms that a similar relationship exists between V sub and charge spreading.
To test the relationship, we varied V sub from 3.2 -30 Volts in 5 Volt increments, acquiring 20,000 events (5 frames) of data at each voltage. We used 4×4 pixel event regions to ensure that charge spreading farther than 1 pixel distance from the local maximum (primary event pixel) would not be lost. As a metric for measuring the spread of a given event, we calculated the average percent charge in the primary event pixel as compared to the total charge in the event, for all events at a given voltage. The results are shown in Figure 9 . In agreement with Teledyne's report that the charge cloud's physical size becomes decreasingly smaller as V sub is increased, we observed that the percentage of charge outside of the primary event pixel decreases with increasing V sub . Our curve appears to abruptly turn over at ∼55%, an effect that we believe is due to a "saturation" of the measurement whereby IPC prevents charge from being further compressed into the primary event pixel. In a separate experiment, spatially symmetric events were chosen and their charge spreading percentage measured in order to characterize the inherent PSF of the IPC effect. It is assumed that charge spreading due to cloud diffusion is minimal in the most symmetric events and that these events correspond to what would be a single pixel event on a CCD. The results of the experiment were that IPC causes ∼59% of an event's charge to remain in the primary event pixel, which is very close to our observed roll off at ∼55%. In light of these results, operate our detector with the substrate biased at 18 Volts.
PERMANENT THRESHOLD SHIFT
It is critical to note that while a reduction in charge spreading from the use of a large V sub may seem like a good idea, operating the H1RG with arbitrarily high voltage across the substrate is potentially dangerous to the H1RG. Teledyne reported 6 that it is possible to damage the CMOS ROIC by oversaturating the array with optical light while substrate is biased at greater than 5.2V. The damage can occur because, as a pixel becomes deeply saturated, voltage at the pixel's sense node (a source follower gate) will rise towards V sub . CMOS process electronics are designed to withstand ∼5.2 Volts. Therefore, if V sub is set greater than 5.2 Volts and the array allowed to saturate for a large amount of time, the gate oxide will be stressed and the source follower's response can be permanently altered.
After acquiring the large amount of 55 Fe data presented in this work and while attempting to acquire additional X-ray line data, we unknowingly exposed the powered H1RG-125 to room light, causing a permanent threshold shift in the unfiltered half of the array. The effect can be seen in the raw (pre-pseudo CDS subtraction) column data plotted in Figure 10 . These plots correspond to before and after the threshold shift damage occurred. Note that most of the noise and structure seen in the background of these plots is fixed pattern noise. These artifacts appear in all raw images and cleanly subtract out with the pseudo CDS. In fact, the threshold shift is constant enough that it also subtracts out with the pseudo CDS, however the effect still decreases dynamic range and produces excess noise in the entire chip. Prior to the threshold shift H1RG-125 exhibited a total noise of 12 DN RMS. After the threshold shift, noise in the unaffected region did not change, but the affected region showed noise of 20 DN RMS.
It has been suggested that room temperature annealing may slowly fix the permanent threshold shift over time. The array will be tested in a few months to evaluate whether or not any change is taking place. Note that the half of the detector covered by the 500Å Al optical blocking filter remained unaffected because it was never exposed to optical light and did not experience the oversaturation condition. Finally, we also note that
